## REMARKS

Reconsideration and allowance of the above-referenced application are respectfully requested.

Upon entry of this amendment, claims 1, 3-8, and 10-28 will remain in the application.

## Drawings

The drawings have been amended to obviate the objections to the drawings.

## Specification

The specification has been amended to obviate the objections to the specification.

## Claim Rejections - 35 USC § 102

Claims 1-28 were rejected under 35 U.S.C. 102(e) as being allegedly anticipated by Roth et al. (PUB. No. US 2002/0078326 Al, hereinafter "Roth").

The claims have been amended to recite that the future file is updated with an updated data address value without terminating an instruction associated with the updated data address value in the pipeline.

Roth is concerned with speculative registers for hardware loops. The speculative registers that hold address values (34A and 34B) are only updated if there is a termination in the pipeline (see FIG. 4). The speculative count register 34C does not store data address values. Accordingly, Applicants submit that independent claims 1, 8, 15 and 22 and their dependencies are allowable.

Please apply any charges or credits to deposit account 06-1050.

Respectfully submitted,

Date: July 8, 2004

Reg. No. 32,030

/BY

KENYON S. JENCKES REG. NO. 41,873

Attorneys for Intel Corporation PTO Customer No. 20985 Fish & Richardson P.C. 12390 El Camino Real San Diego, California 92130

Telephone: (858) 678-5070

Facsimile: (858) 678-5099

10412716.doc




FIG. 1